With the quick progression in technology, there is a ton of potential and interest for high speed signal processing particularly to accomplish high throughput required in real-time critical applications. There are various mixture of strategies exist for making strides in the throughput of the Digital system [1]. Parallel processing is one of the strategies which can be given to digital systems for achieving higher throughput simultaneously in the same hardware unit. Main target of this project is to verify parallel processing in second order IIR filter. Three consecutive processing loops are unfolded in the time domain and parallel hardware is implemented [3] . The design can be verified by using Verilog Hardware description Language and the functionality of the filter is verified by the simulations obtained. The corresponding impulse response from the MATLAB verifies the implementation. The critical path is obtained from the timing report of synthesis. The area and power in each case is computed.
Introduction
The parallel processing is a transformation technique where multiple instructions are overlapped in execution. But, in case of recursive filters like IIR, normal replication of hardware cannot be used as the filter response of one unit depends on the response output of other units [4] . Therefore, some special techniques need to be developed. In this project, the units like Single Input Parallel Output, Multiple Input Multiple Output, and Parallel Input Single Output will be discussed, which are used for implementing parallel processing in IIR filter [3] .
Single Input Parallel Output (SIPO)
Parallel processing systems are innately multiple input and multiple output systems because the data are processed parallel in them. Hence, if parallel processing technique is applied to single input single output systems, they should be given to multiple input systems using single input parallel output unit. The data samples are taken at a fast clock which is nearly L times the clock on which the parallel processing system operates. The fast clock shifts the data at a fast rate [5] . In this Figure, the unit takes data at a sampling period of T/4 and shifts the data into the shift register. 
Parallel Input Single Output (PISO)
In order to convert a multiple output system to single output system, Parallel Input Single Output is used as shown in the Figure. 2. Here, the data are taken in parallel and outputs as single bit data. 
Multiple Input Multiple Output (MIMO)
In a single clock period, multiple samples of data are given as input to the MIMO system and multiple outputs are taken out. Here parallel hardware is used to process the multiple samples. An example of this system is given in the Figure. 3 Here, at the k clock cycle, inputs x (3k), x (3k+1) and x (3k+2) are processed and 3 samples y (3k), y (3k+1), y (3k+2) are generated at the output. 
Unfolding or Loop Unrolling Of IIR Filter
As the IIR filters have feedback path, it cannot be straightly converted to parallel processing systems by hardware replication. The only way to achieve parallel processing is unfolding. Unfolding is a technique in which processing loops of a filter is unrolled in hardware [7] . An example for unfolding is shown in Figure. 
.Unfolding for a Feedback System
On the left hand side of the Figure.4 , we have single input single output filter. But, in the right hand side, the unfolded system takes in two inputs and processes them together. The first sample is processed in the block marked with subscript '1' to process the second sample. The feedback is unrolled by giving the output of the first sample into the next sample [1] .
Implementation of Parallel Processing
Parallel processing was applied to second order IIR filter with a block size of L=3. Here, a one to three serial input parallel output converter is used at its input stage. The multiple input multiple output system in our implementation takes in 3 inputs simultaneously. The implementation is shown in Figure 5 . The transfer function of the given filter is,
The single input single output form of the filter is,
After unfolding, the filter can be described as the following equations, In order to implement these equations, the filter hardware must be replicated for three times and filter loops must be unrolled by three successive operations as seen in the equations above.
Methodology
The design flow starts by taking the coefficients of the IIR. The coefficients and bit width informations are generated by the MATLAB by generating two files define.v and coeff_val.v. These files are included in the main verilog code. The functionality of the filter is verified by comparing the impulse response from MATLAB with the corresponding Verilog output. All verilog simulations were done by using Modelsim. Synthesis reports are taken from synopsis compiler.
Result Analysis

Simulation Result Figure 7. Simulation result of IIR filter using Parallel Processing
The x1,x2,x3 are the input variables and y1,y2,y3 are the output variables of the parallel processed IIR. The a1,a2,b0,b1,b2 are the coefficient vectors.
